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I. INTRODUCTION
Analog drive circuits [1] [2] possess the merits of high linearity and low Electromagnetic Interference (EMI). However, the energy efficiency of analog drive circuits is inherently poor because a great percentage of the energy power will be converted into heat at the corresponding driver Integrated Circuits (ICs). By contrast, the power loss is limited for the digital drive circuits [3] [4] . Nevertheless, the current spike problem caused by digital drive circuits is more serious than that by analog drive circuits.
Due to analog drive circuits and digital drive circuits having their own irreplaceable advantages, a Dual Cooperative Drive Circuit (DC 2 ) for AMB units is proposed by this paper. The proposed DC 2 can conduct under two distinct operation modes: Digital Driving Mode (DDM) and Analog Driving Mode (ADM). Taking the advantage of the complementary characteristics of interchange between DDM and ADM, the proposed DC 2 exhibits both high current slew rate and relatively mild current ripples.
II. DESIGN OF DUAL COOPERATIVE DRIVE CIRCUIT (DC 2 )
As well known, MOSFET (Metal-OxideSemiconductor Field-Effect Transistor) and IGBT (Insulated Gate Bipolar Transistor) are of low on-state resistance, low gate charge, high-power requirement and low price. Therefore, they are widely employed in vehicles, communication devices, and energy industries. Roughly speaking, owing to the on-off frequency of MOSFETs is higher than that of IGBTs, MOSFETs are more often adopted for the drive circuits applied to Active Magnetic Bearings (AMBs) whose purpose is to regulate the radial position deviation of rotors, particularly at high speed.
A. Output Characteristics of N-channel Enhancement MOSFETs
The applied MOSFET to DC 2 is an n-channel enhancement transistor whose output characteristics are shown in Fig. 1 
B. DC 2 for AMBs
The configuration of the proposed Dual Cooperative Drive Circuit (DC 2 ) for AMBs is shown in Fig. 2 . In fact, the main concept of DC 2 is initiated by the semi-passive H-bridge drive circuit [6] . Compared with the H-bridge drive circuit, merely two essential electronic components, i.e., a Digital-toAnalog Converter (DAC) and an Analog Multiplexer (Analog MUX) are additionally included by DC 2 . The real-time coil current is transduced and converted into voltage signal by a Current Sensor (CS) and then this voltage signal is fed to the LPF (Low-Pass Filter) to reduce or suppress the current ripple embedded in the feedback signal.
Basically, DC 2 operates in dual modes: Digital Driving Mode (DDM) and Analog Driving Mode (ADM). Under DDM, the supplied DC voltage to MOSFETs is high so that AMBs can adjust the levitation force promptly against the external disturbance to the rotor, with no need of conversion cycle of digital commands to analogous currents. That is, DDM is suitable to be applied for the transient state of the rotor/AMB dynamics. On the other hand, as the rotor/AMB dynamics is at steady state, instead, ADM takes over to provide a relatively stable levitation force to the rotor, with a relatively mild ripple effect to cause the rotor wobble. 
1) Digital Drive Mode (DDM)
From the viewpoint of signal processing, the corresponding circuit under DDM is nothing but a switching power amplifier. The operation states of the switching power amplifier are illustrated in Fig. 3 . Under DDM, solely one PWM signal, i.e., PWM#1, is required to switch on/off the two MOSFETs, marked as M#1 and M#2 in Fig. 3 , simultaneously. When the two MOSFETs are turned on, shown in Fig. 3(a) , the switching power amplifier operates at charge state. When the two MOSFETs are both turned off, shown in Fig. 3(b) , the power amplifier is at discharge state.
2) Analog Drive Mode (ADM)
The corresponding operation states under ADM are depicted in Fig. 4 . Under ADM, two commands, namely, PWM#1 and PWM#2 shown in Fig. 2 , are required to control the two MOSFETs, M#1 and M#2, respectively. PWM#1 is applied to adjust the drainsource voltage of M#2, while PWM#2 is utilized to regulate the AMB coil current. Under ADM, M#2 always operates within saturation region so that its characteristics can be analogous to a voltagecontrolled power transducer. It is noted that any MOSFET which operates within the saturation region has to satisfy the constraint:
. However, the higher across voltage, DS V , over a MOSFET, the more energy consumed by this MOSFET. That is, a trade-off or real-time adjustment strategy is required to be included. As a result, M#1 is applied to regulate the drain-source voltage of M#2, DS V , to minimize, to some extents, the energy consumption by M#2. Besides, the drain current over M#2, which is identical to the current applied at AMB coil, is slightly dependent of DS V over M#2. 
III. PULSE WIDTH MODULATION-TUNING PROCESSORS (PWM-TPS)
For DC 2 conducts under two distinct operation modes, i.e., DDM and ADM, two Pulse Width Modulation-Tuning Processors (PWM-TPs) are required to appropriately tune the output current to the AMB units. Besides, a switch along with a Schmitt trigger, hereafter named as "mode selector" in this paper, is applied to determine the timing of change between these two modes, i.e., DDM and ADM. The schematic diagram for the PWM-TPs of DC 2 is shown in Fig. 5 . A. PWM-TP for DDM One of the merits of DC 2 under DDM is: relatively high current slew rate of supplied output current. In other words, DDM is suitable to be employed to the transient state of rotor/AMB dynamics. Under DDM, merely one digital control sequence, i.e., PWM#1, is required to turn M#1 and M#2 on/off. For there always exists high-frequency current ripples under DDM, the derivative action of a PID controller would certainly downgrade the quality of output current. Therefore, a PI controller, shown in Fig. 6 , is employed to tune the duty ratio of PWM#1. 
B. PWM-TP for ADM
Owing to one of the shortcomings of DDM: inevitable fluctuation of the supplied voltage downgrades the quality of the output current to AMB coils, another operation mode, i.e., ADM, is joined to provide a relatively stable output current to regulate the steady state of rotor position. Under ADM, M#2 operates, within saturation region, to work like a voltage-controlled power transistor. As long as the MOSFET operates within its saturation region, the variation of output current is strongly dependent of the gate-source voltage, GS V . Consequently, the digital control sequence to adjust the output current of DC 2 , i.e., PWM#2, is converted into analog fashion with a Digital-to-Analog Converter (DAC) prior to feeding to M#2. It is noted that as a MOSFET operates within its saturation region, the higher the voltage over the MOSFET, the more energy consumed by the MOSFET. Therefore, PWM#1 is employed to tune the drain-source voltage of M#2 as DC 2 operates under ADM. The schematic diagram for PWM-TP under ADM is depicted in Fig. 7 . A Low Pass Filter (LPF) is employed to reduce the amplitudes of current ripples lurked in the feedback signal. Afterwards, the error between ref
AMB u
and AMB û is fed to a PI controller to tune the desired output current precisely. In addition, this error is also applied for fine-tuning the duty ratio of PWM#1 such that the energy consumption can be reduced. Furthermore, there are two compensators, i.e., 
A. Simulation Results under DDM Solely
The operation of DC 2 under DDM is analogous to a 2-level PWM drive circuit. Its reference is nothing but a sequence of step-wise signal whose value is all limited by [0, 1.5A]. The time duration of each step is set as ms 5 . The step-wise reference and the corresponding tracking error of output current under DDM are shown in Fig. 8 . It can be observed that the amplitudes of steady state errors are all below mA 10 under DDM. However, the peak-to-peak amplitudes of current ripples are about mA 30 . Since the current ripples are too large such that the regulation performance of AMB upon the position deviation of rotor is much downgraded, the other operation mode, namely ADM, has to be included to reduce the aforesaid current ripples.
B. Simulation Results by DC 2
For DDM and ADM possess their own particular merits, DDM and ADM are combined to constitute the proposed DC 2 . The tracking error by DC 2 is shown in Fig. 9 chip. Compared to a traditional 2-level PWM drive circuit, the improvement degree of reducing the amplitudes of peak-to-peak current ripples is up to 74 % by DC 2 . On the other hand, the improvement degree of reducing the tracking error of output current is up to 68.6% by DC 2 . The total power losses by MOSFETs and diodes are 0.31W and 0.53W under DDM and cooperative mode respectively. Though the power loss under cooperative mode is slightly higher than that under DDM, by taking advantages of cooperation between DDM and ADM, the proposed DC 2 manifests the superiorities of both high current slew rate and small current ripples.
